

# APPLICATION FOR UNITED STATES LETTERS PATENT

**Docket No.: Y09-99-091**

**SYNCHRONOUS BI-DIRECTIONAL DATA TRANSFER  
HAVING INCREASED BANDWIDTH AND SCAN TEST FEATURES**

**DESCRIPTION**

5

**BACKGROUND OF THE INVENTION**

*Field of the Invention*

10           The present invention generally relates to a  
synchronous circuit for bi-directional data transfer between  
a plurality of entities sharing a bus and, more  
particularly, to a synchronous circuit which further  
includes a scan chain to render the bi-directional data path  
15           testable for very large scale integrated (VLSI) chips.

*Description of the Related Art*

20           Metal wiring is typically used to connect various  
components or macros on a chip to exchange data signals.  
These signal wires consume a great deal of physical space  
and therefore can impose an upper limit on the density of  
chip integration. Further, current lithographic wiring  
25           techniques also limit attainable wiring resolution. One way  
to better utilize wiring resources is to share bus wires  
between macros. A shared bus, also called a tri-state bus,  
enables more than one sending entity to control the state of  
the bus. A drawback to the tri-state bus is that typically  
30           only one data bit can be carried over a given wire per bus  
cycle. Hence, only one entity can drive the bus at a time.  
All other entities connected to the bus must be put in a

high impedance state when not their turn else conflicts would occur.

#### SUMMARY OF THE INVENTION

5

It is therefore an object of the present invention to provide a synchronous circuit inserted near the center of the bus, between driving entities, such that bidirectional data moving in opposite directions on a bus during a same clock cycle are "swapped" and do not collide.

10

It is yet another object of the present invention to provide a scan chain so that the synchronous circuit for bidirectional data transfer can be easily tested within VLSI applications.

15

According to the invention, at least one swapper circuit is electrically connected to a bus between a plurality of entities sharing the bus. The swapper comprises a pair of series connected latches and a tristate circuits, one for each data direction, connected in parallel. The swapper acts as a revolving door, capturing data traveling from either side of the bus and shuffling the data to the other side without collision. A latch circuit is connected at either end of the bus for capturing data arriving from the other side. In addition, each of the drive entities is provided with a master/slave latched equipped with scan-in/scan-out ports, respectively, to enable testing of the circuit by allowing internal nodes of the circuit to be observed without requiring an external connection for each node accessed. In a VLSI arrangement, the scan-in/scan-out ports are connected together in a plurality of such circuits /such that a variety of test patterns may be applied to thoroughly verify various hardware configurations.

20

25

30

## BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, aspects and advantages  
5 will be better understood from the following detailed  
description of a preferred embodiment of the invention with  
reference to the drawings, in which:

Figure 1A is a block diagram of the synchronous  
bi-directional data circuit according to the present  
10 invention;

Figure 1B is a timing diagram showing the arrival of  
data signals at various internal nodes of Figure 1A;

Figure 1C a block diagram of the synchronous  
bi-directional data circuit of Figure 1 showing clock  
15 nomenclature;

Figure 2A is a block diagram showing the configuration  
for a bi-directional test;

Figure 2B is a table showing the clock states for the  
bi-directional test;

Figure 3A is a block diagram showing the configuration  
for a uni-directional test;

Figure 3B is a table showing the clock states for the  
uni-directional test;

Figure 4A is a block diagram showing the configuration  
for a scan functional test that the tests depicted in  
25 Figures 2A and 3A-B;

Figure 4B a block diagram of the synchronous  
bi-directional data circuit as shown in Figure 1C with the  
L2\* latches removed;

Figure 4C is a table showing the clock gating for an X  
to Y transfer direction;

Figure 4D is a table showing the clock gating for an Y

to X transfer direction;

Figure 5 is a block diagram showing the bi-directional data path circuit surrounded by generic logic and is used to describe how the bi-directional data path provides scan interfaces to enable testing of neighboring logic;

Figure 6 is a circuit diagram showing a half-swapper;

Figure 7 is a circuit diagram showing a driving entity;

Figure 8 is a circuit diagram showing a second embodiment of the half swapper circuit;

Figure 9 is a circuit diagram showing a second embodiment of a driving entity;

Figure 10 is a circuit diagram showing a third embodiment for the half swapper having PFET gating transistors;

Figure 11 is a block diagram of local clock blocks which gate and then redrive scan and system clocks into the driving entities and swappers;

Figure 12 is a circuit diagram of a synchronizer;

Figure 13 is a circuit diagram of a local clock driver for the driving entities;

Figure 14 is a circuit diagram of the local clock driver for the swappers; and

Figure 15 is a timing diagram of all clock signals, internal clock interactions, and mode control bits such as "scan\_enable" used for robust timing and testing of the synchronous bidirectional data transfer path according to the present invention.

#### DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT OF THE INVENTION

Referring now to the drawings, and more particularly to

Figure 1A, a synchronous bi-directional data path circuit according to the present invention is shown. From left to right, the synchronous bi-directional data path circuit comprises a driving entity X 115, a first bus wire segment 103, a swapper 105, a second bus wire segment 110, and a driving entity Y 116. The Figure shows only one driving entity X or Y on either side of the bus for simplicity of illustration; however, there may be a plurality of driving entities on either side of the bus for a given application.

The driving entity X 115 comprises an L1 latch 100 having its output connected to a tristate circuit 101 for driving the bus segment 103. A slave L2\* latch 102 is also connected to the output of L1 100 and acts as a slave to L1 100. The driving entity Y 116 is substantially the mirror image of the driving entity X 115 and similarly comprises an L1 latch 113 connected to a tristate circuit 112. A slave L2\* latch 114 is also connected to the output of L1 113. The driving entities have a data port for accepting data to be transferred over the bus as well as a scan port for sourcing and capturing scan test patterns and test results respectively which are transferred through the slave L2\* latch 102 and 104.

The swapper 105 comprises a first L2 latch 106 and tristate circuit 107 pair connected in series to carry data from left to right, and a second L2 latch 109 and tristate circuit 108 pair connected in series to carry data from right to left. Conceptually, the swapper 105 is used to replace a repeater on a long bus; however, in contrast to a repeater, the swapper 105 acts like a revolving door capturing data from both bus wire segments 103 and 110 and shuffling data to opposite bus wire segments, 110 and 103, respectively. Similar to a revolving door, each datum does



SECRET

and are in general either on or off. Both are almost never on simultaneously except in rare cases in which the scan chain acts as a speed sorting monitor (In that case, signals are flushed through an entire scan, comprising hundreds of latches, to quickly speed sort chips, having a wide range of delay, that come off the manufacturing line). They are used alternately (e.g. A B A B....) to shift scan data through a chain of master-slave (L1/L2) latch pairs. "C" clocks, on the other hand, are system clocks. Timing of these clocks is critical to achieving fast, functional hardware. They orchestrate the flow of data within a chip during system operation.

Returning to Figure 1A, L1 latches (for example latches 100 and 113) receive an "A" clock for scan testing and a "C1" clock for system operation. The number "1" in the "C1" clock indicates it has a specific phase relationship to the system clock, generally denoted "C" clock. Likewise, the "C2" clock which is connected to L2 latches (for example, latches 106 and 109) has a different, but unique phase relationship with the system clock. In the particular implementation shown in Figures 1A and 1B, "C1" and "C2" clocks work together (symbiotic relationship) to move information through what is known in the art as a "double latch" design. Finally, L2 latches sometimes get a "B" clock as exemplified by the master-slave latches 104 and 111. A "B" clock also always connects to an L2\* latch (102 and 114) which is employed only during scan test modes.

Figure 1B is a timing diagram showing the system operation of the bi-directional data path (Figure 1A). In the preferred embodiment, C1 and C2 clocks are derived from a single system clock. In general, the synchronous behavior of the bi-directional data path could be orchestrated by N



clocks (where  $N = 0, 1, 2$ ) which all have the same fundamental frequency, or harmonics thereof, but may have different phase relationships. Clock buffers 120-120n of Figure 1A generate local C1 and C2 clocks to drive driving entity X 115, the swapper 105, and driving entity Y 116. Generally, C1 clock is in phase with the system clock and is referred to as the capture clock because its falling edge triggers the capture of data within L1 latches. A falling C1 designates the end of a cycle. C2 is out of phase with the system clock and is referred to as the launch clock because its rising edge triggers the launch of data out of L2 latches and into logic (not shown) or, in the case of the bi-directional data path, onto wire segments 103 and 110. A rising C2 designates the beginning of a cycle as depicted in Figure 1B. Right after C2 rises, the tristate driver 101 of driving entity quickly drives node "DE\_X" to a new state, either "1" or "0". The new state propagates through the wire 103 to node "SW\_X". Notice the exponential characteristic of the signal as it reaches node "SW\_X"; typically, an on-chip wire 103 will display RC delay characteristics. At the middle of the cycle, the swapper 105 transfers the signal originating from driving entity X 115 over to wire segment 110. Swapper latch 106 captures this new state after C2 falls. Once C1 rises, the tri state driver 107 drives node "SW\_Y" quickly to the new state. The signal representing the new state propagates through wire segment 110 and reaches node "DE\_Y". A falling C1 captures the new state in L1 portion of latch 111. In this way, a datum originating in region X is transferred to region Y via bus segments 103 and 110. During the same cycle, a datum flows from region Y to region X.

As known in the art, local clock blocks 120-120n enable

local tuning, programming of phase (timing) relationships between C1 and C2 clocks. For example, short path problems may be avoided by delaying the rising edge of C2 with respect to the falling edge of C1. Note that in Figure 1B, falling C1 and rising C2 occur almost simultaneously at the cycle boundary. Once old data (cycle n-1) is captured in latches 104 and 111 by a falling C1, new data (cycle n) held within driving entities 115 and 116 is driven onto wire segments 103 and 110 by a rising C2. Due to unavoidable skews, a short path problem may occur, whereby new data (cycle n) from 115 overwrites the old data (cycle n-1) and is captured in latch 104, if the rising C2 clock precedes the falling C1. In a real system, skews in the clock delivery arise from fluctuations in local power supplies, differences in physical implementations, etc. A similar short path problem may occur at either input or output of the swapper 105, nodes "sw\_x" or "sw\_y", only in contrast to the driving entities, this short path problem occurs if C1 precedes C2. All short path problems can be overcome if clocks are adjustable at a local level.

Figure 1C highlights the fact that clocks labeled C2 may be further subdivided into those that drive the swapper, those that drive driving entity X, those that drive driving entity Y, and those that drive the capture latches 104 and 111. Each of these clocks may be programmed to adjust its phase relationship on a local level. Additional labeling of clocks in Figure 1C is also necessary to describe the various methods of testing bi-directional data path.

Now various embodiments for integrating a scan chain within the bi-directional data path will be described. Figures 2A, 3A, and 4A illustrate three different approaches to test and scan the circuitry. In all approaches, arrows



Figure 2A hardware. For local clocks, an "E" indicates a clock is enabled and a blank indicates a clock is disabled. The global clocking sequence for testing follows by first [1]] scanning test vectors into the driving entities, second [2]] applying test vectors to bi- directional data path, and third [3]] scanning out test results:

1) In scan mode, alternate "A" and "B" clocks stopping on "A" ("A B A B...A B A");

2) In test mode, issue a "C2" clock pulse followed by a "C1" clock pulse;

3) In scan mode, starting on a "B" clock, alternate "B" and "A" clocks ("B A B A.. .B A B").

Within the context of this invention, "Enabled" means a circuit will become active when its clock, either C1, C2, A, or B, is issued. "Active" means a latch is transparent and a tristate circuit drives the node attached to its output either to a "1" or "0". "On" means the circuit is active regardless of the clock states. Both "Off" and "Disabled" mean the circuit is inactive. "Inactive" means a latch is latched, and a tristate circuit is in a high impedance state.

Figure 3A depicts a unidirectional test of the bi-directional bus and Figure 3B is a table showing the clock states for the uni-directional test. Again test patterns are loaded through the scan chain. As depicted by thick arrow 352, only the left side driving entities (DEA) need be filled with test patterns because test patterns are only applied on the left side of the bus by DEXs and results captured on the right by latches 311a-311d. To realize this function, swappers 305 must be configured somewhat like repeaters which requires some bi-directional data path clocks to be "on", some to be enabled, and still others to



and the result vectors are captured in latches (304a-304d) on the X side.

Figure 4A depicts an approach to testing in which scanning performs a functional test of the bi-directional bus. Alternating "A" and "B" clocks move test data through the scan path 460 which zigzags through the bus. A test datum passes from scan\_in input through driving entity 415a, bus wire segment 403a, swapper 405a, bus wire segment 410a, driving entity 416b, bus wire segment 410b, swapper 405b, bus wire segment 403b, and so fourth until it is driven, by scan\_out MUX 465, to another scan chain.

The advantage of zigzag test mode is that it simplifies the hardware infrastructure, eliminating the need for scan only L2\* latches 102 and 114 included in Figures 1A and 1C. Figure 4B shows the new bit slice of the bi-directional data path which replaces Figure 1C. The primary change, other than the removal of L2\* latches, is the B clock is Ored together with the C2 to drive swapper L2 latches 406 and 409. Following previously established conventions, local clock names become C2orB\_SW\_L2\_XtoY and C2orB\_SW\_L2\_YtoX. To support a zigzag test, clocks are gated in a similar manner as they would be for a unidirectional test depicted in 3A. The added provision is that the direction of the data flow alternates each bit slice as noted in Figure 4A: XtoY Bit Slice 1, YtoX Bit Slice 2, XtoY Bit Slice 3, YtoX Bit Slice 4, etc. The gating of clocks noted in Figure 4C for XtoY transfer direction (Figure 4D for YtoX transfer direction) is very similar to that of 3B only the B clock, instead of the C2 clock, drives data through the swapper L2 latch 406 (or 409). The zigzag test, as thus far described, completely ignores the functional verification of driving entities 416a and 415b & 416c & 415d, and only validates unidirectional

data transfer capability of swappers 405a-405d. To fully test all entities depicted in Figure 4A, the zigzag test must be repeated only this time with the direction of data flow reversed within each bit slice. Complete zigzag testing is a two step process that requires both "Z" style testing, as depicted by Figure 4A, and "S" style testing, not depicted in any figure, but just described in the previous sentence:

10 "Z" SCAN test (depicted in Figure 4A, data flow depicted by dotted line 460)

1) Gate clocks so data follows a "Z" path through bi-directional data path.

15 2) Scan data through driving entities, wire segments, and swappers by alternating A and B clocks (ABA...B).

"S" SCAN test (data moves in the opposite direction as the "Z" SCAN test)

20 1) Gate clocks so data follows a "S" path through hi-directional data path.

2) Scan data through driving entities, wire segments, and swappers by alternating A and B clocks (ABA...B).

Figure 5 shows the bi-directional data path surrounded by other "X" and "Y" data path logic. The schematic is useful for two reasons. First, it illustrates how the driving entities of the bi-directional data path act as capture latches during a one cycle test of the surrounding logic. Second, it provides the necessary superstructure required to perform a two cycle test of the bi-directional data path.

A standard latch to latch test, known in the art, may be performed on the data path logic of Figure 5. Test





test vectors for the one and two cycles are the same, the resultant vectors just wind up being captured by different latches. The three step process for the two cycle test follows:

5

1) In scan mode, scan in test vector with alternating A and B clocks stopping on A (A B...A)

2) In system mode, issue C2 clock, then C1 clock, then C2 clock, and finally C1 clock.

10

3) In scan mode, scan out resultant vector starting on a B clock (B A... .B)

15

20

25

30

After the preceding elaboration on functional and test issues of the bi-directional data path, following is a practical CMOS implementations of the subcircuits. A bi-directional data path comprises two (or more) half swappers, as shown in Figure 6, and two (or more) driving entities, as shown in Figure 7. A full swapper (e.g. swapper 105 of figure 1A) is formed by connecting the input of one half swapper with the output of another and vice versa. A half swapper comprises an L2 latch, for example 106 of Figure 1A, and a tristate driver, for example 107 of Figure 1A. The data path through the half swapper of Figure 6 traverses, from "in\_swap" to "out\_swap", an input logic stage 600, herein shown as an inverter, a pass gate 601, a NAND gate 602, and an inverter with a ground interrupt 603. The half swapper is inverting and so is the driving entity (Figure 7). However, a series combination of the driving entity and the swapper forms a non inverting data path.

The L2 latch portion of the half swapper comprises sub circuits 600, 601, 604, 605, and 606. Input logic stage 600 performs a logic function such as inversion or muxing,

improves the slew rate of a slowly falling or rising signal at "in\_swap", and suppresses any noise (especially coupled noise above VDD and below GND) into pass gate 601. The local C2 clock governs the transfer of data through the next stage of logic, the pass gate 601. Local inverters 605 and 606 provide inverted and non inverted phases of the C2 clock to the pass gate 601. When the C2 clock is inactive and the pass gate 601 is off, static latch 604 maintains the logic state of the datum stored on node 642. The pass gate 601 is transparent when the C2 clock is active. Both phases of the C2 clock drive the gates of tristate transistors 630 and 631 of the feedback inverter so the feedback is disabled as new datum is driven into the tristate driver portion of the half swapper.

The tristate driver portion of the half swapper comprises sub circuits 602, 603, 607, 608, and 609. Inverters 607, 608, and 609 provide inverted and non inverted phases of the C1 clock to the tristate circuit comprising NAND 602 and inverter with a ground interrupt 603. Depending upon the phase of the C1 clock, the tristate circuit is put either into a transparent state or a high impedance state. High impedance is attained on the inverter with the ground interrupt 603 by driving node 640 low which forces node 643 high through PFET 637 ,and almost concurrently, except for the delays of inverters 608 and 609, shuts off interrupt transistor 632. The net result of these actions is the path from "out\_swap" to ground is disabled by interrupt transistor 632 and the path from "out\_swap" to VDD is disabled by PFET 634 since the gate of PFET 634 has already been set high to VDD. Thus, high impedance on the output section 603 of the half swapper is achieved. To activate the tristate circuit, node 640 must be

driven high. In this case, nand 602 becomes an inverter because PFET 637 is disabled and transistor 636 is turned on thus shunting the drain of NFET 635 to node 643. Similarly, the inverter with a ground interrupt 603 becomes an inverter because transistor 632 is turned on thus shunting ground to the source of NFET 633. The tristate circuit in a transparent mode acts like two back to back inverters driving the state stored on node 642 to the output, "out\_swap".

The inverting system data path through the driving entity of Figure 7 traverses, from "in\_de" to "out\_de", an input logic stage 700, herein shown as an inverter, a pass gate 701, a NAND gate 702, and an inverter with a ground interrupt 703. The circuit topology of sub circuit 770 is identical to that of the half swapper of Figure 6. The subtle difference between the operation of the two circuits is the driving entity latch receives a C1 clock and its tri state driver a C2 clock whereas the half swapper latch receives a C2 clock and its tri state driver a C1 clock. Distinct system clocks cause the data to be transferred through tristate and latching circuits at different times during the cycle (as shown in Figure 1B). In addition to the half swapper circuits, the driving entity also has an "A" port 771 and an L2\* slave latch 772, both used for scan testing. (Note that the L2\* latch is not needed to support the scan test mode described with reference to figures 4A through 4D.) The "A" clock loads a test datum from the "scan\_in input through to node 742. The "A" clock enables test data to be loaded and, with the addition of a "C2" clock, to proceed from node 742 through system path node 743, out through output "out\_de", and so on through other sub circuits and wire segments of the bi-directional data

path as was described earlier in the text with reference to Figures 2A-2C, 3A-3C, and 4A-4D. The alternative to the system path is the scan path. Again an "A" clock loads a datum from the "scan\_in" input through pass gate 710 to node 742, only this time, the datum continues through an inverter to node 745, and with the addition of a "B" clock , moves on through pass gate 711 through two inverters to output "scan\_out". Referring to Figure 5, resultant test vectors may be captured in the driving entity of Figure 6 and scanned out. A resultant datum from test pattern 574 of Figure 5 may be scanned out from driving entity of Figure 7 via the sequence of an "C1" clock followed by a "B" clock and thereafter through other driving entities and scan latches with alternating "A" and "B" clocks.

Figure 8 illustrates a second embodiment to the half swapper depicted of Figure 6. The implementation of Figure 8 requires fewer transistors and wire connections than that of Figure 6. Like the earlier embodiment of Figure 6, the data path through the half swapper of figure 8 traverses, from "in\_swap" to "out\_swap", an input logic stage 800, herein shown as an inverter, a pass gate 801, a NAND gate 802, and an inverter with a ground interrupt 803. In fact, the sub-circuits of Figure 8 are the same as sub-circuits 600, 601, 602, and 603 of Figure 6, respectively. The unique feature of half swapper depicted in Figure 8 is that it contains a feedback inverter for latching 804 as opposed to the separate static latch 604, used in Figure 6. The static latch function is provided in part by the feedback inverter for latching 804 but requires some amount of integration with NAND 802 via node 843 and a connection to a derivative of the tristate signal via node 840 node 849, to achieve the function provided by static latch 604 (Figure 6). NAND 802

works together with the feedback inverter for latching 804 to form a static latch. Enabling the tristate signal (tris\_clkn="0") causes nodes 840 and 849 to both be high. Circuits 802 and 804 become back to back inverters that together form a static latch:

In the case of circuit 804, an active NFET 820 shunts the source of NFET 821 to ground. Together PFET 822 and NFET 821 comprise an inverter. In the case of circuit 802, PFET 837 is disabled, and an active NFET 836 shunts the drain of NFET 835 to node 843; together NFET 835 and PFET 838 constitute an inverter. On the other hand, disabling the tri state signal (tris\_clkn="1") grounds nodes 840 and 849 which in turn sets circuit 804 into a high impedance state. Since node 843 is driven to VDD by an active PFET 837, the PFET 822 is disabled. No path to VDD is provide by circuit 804 in this state. Furthermore, NFET is disabled since its gate, which is connected to node 849, is grounded. Circuit 804 provides no path to ground. It follows then that circuit 804 is in a high impedance state.

In summary, NAND 802 performs a dual role in the half swapper circuit of Figure 8. It partially disables both feedback inverter for latching 804 and the inverter with a ground interrupt 803, assisting in the establishment of a high impedance state for both circuits. Therefore, the function of the latch signal (latch\_clkn) and the tristate signal (tris\_clkn) are mingled in this embodiment of the half swapper. Latch signal shuts off pass gate 801 to trap charge, and thus state, temporarily on node 842. However to maintain the state stored on node 842 and thus latch signal, positive feedback must be enabled by asserting the tristate signal. Under system and test modes, clocks must be gated orthogonally (complementary) to satisfy this peculiar

relationship.

Figure 9 depicts a second embodiment of the driving entity which incorporates the circuit simplifications of Figure 8. In fact, the circuit topology of sub circuit 970 is identical to that of the half swapper of Figure 8. The subtle difference in the operation of the two circuits is the driving entity latch receives a C1 clock and its tri state driver a C2 clock whereas the half swapper latch receives a C2 clock and its tri state driver a C1 clock. Distinct system clocks cause the data to be transferred through tristate and latching circuits at different times during the cycle (as depicted in Figure 1B). Similar to Figure 7, the driving entity has an "A" port 971 and an optional L2\* slave latch 972, both used for scan testing. In Figure 9, the L2\* slave latch is depicted with active feedback 912 rather than the interruptable feedback 712 of Figure 7.

Figure 10 is a circuit diagram showing a third embodiment of the half swapper circuit shown in Figure 8. The input logic stage 1000 and the pass gate 1001 are identical to those (800 and 801) of Figure 8. Other subcircuits have PFET and NFET gating transistors interchanged. These include inverter with a ground interrupt 1003 (803) and feedback inverter for latching 1004 (804). Additionally, sub-circuit NAND 802 becomes NOR 1002. Minor circuit topology permutations, like the of Figure 10, do little to alter the primary function of the half swapper circuit other than to invert tristate clock signals and the tristate control node 1043. Via the tristate signal (tris\_clkn), a high signal driven onto nodes 1040 and 1049 (instead of a low signal for nodes 840 and 849 of Figure 8) forces the output inverter with ground interrupt 1003 into a

high impedance state and disables the feedback inverter for latching 1004. Node 1043 is shunted to ground by transistor 1037 which disables NFETs 1022 and 1034. In this state, no path to ground exist for either "out\_swap" or node 1042. For these same nodes, PFETs 1020 and 1032 cut off the path to the high power supply VDD. In contrast, a low signal driven onto nodes 1040 and 1049 causes the signal stored on node 1042 to be both statically latched through the positive feedback provided by the feedback inverter for latching 1004 and also driven out through the "out\_swap" output. With only a change of phase in the tristate signal path, Figure 10 achieves the same function as circuit shown in Figure 8.

Figure 11 shows, local clock blocks which gate and then redrive scan and system clocks into the driving entities and swappers. Swappers and driving entities have individually customized local clock blocks. In general however, the local clock blocks have common sub-circuit functions which, as shown in Figure 11, include a timing control element 1100, a synchronizer 1101, and local clock drivers 1102. The timing control element 1100 stores timing adjustment signals in either latches or maintains them permanently with the assistance of fuses. The "A SCAN clock for general purpose timing" and "B SCAN clock for general purpose timing" are used to shift timing adjustment data into the timing control element 1100 just as "A" and "B" scan clocks shift test vectors into system latches. The difference between both SCAN chains is the contents of timing control latches are never altered during system operation. Timing adjustments are set before testing or system operation begins and remain in effect during the entire period of system operation, thus guaranteeing consistency between critical timings like data launch and data capture. Timings may only be adjusted once

the system clocks are gated off within the local clock driver 1102. Timing mode signals feed the local clock drivers where they adjust timing critical edges of the "C1" and "C2" clocks, both of which are derived from the global system clock.

The synchronizer 1101 aligns the phase of "scan\_enable" with that of the global system clock to eradicate the potential for glitches when two disjoint timing signals are merged together. "Scan\_enable" drives the local clock blocks into either scan (scan\_enable = 1) or system (scan enable=0) mode operation. In this particular embodiment, the synchronizer produces "C2\_and" and "C1\_and" signals which are high active gating signals. A low "C2\_and" and low "C1\_and" sets the local clock drivers 1102 into system mode operation. "C2\_and" and "C1\_and" signals have different phase relations, usually about 180 degrees out of phase (depending upon the relationship between cycle boundary and mid cycle clock edges). Depending on the state of the scan\_enable signal, each gating signal may persist for an integer multiple of the cycle time where signal duration equals N times the cycle time ( $N = 1, 2, 3, \dots$ ).

Figure 12 shows a schematic implementation of the synchronizer. Inverter 1200 is included in the synchronizer schematic to ensure the "scan\_enable" signal has enough local signal strength to overwrite latch 1201 (for example a pass gate latch) during the time that it should be transparent. Inverters 1203 and 1204 provide improved drive to, and the correct phase for, the "C1\_and" and "C2\_and" signals. Latches 1201 and 1202 are clocked by in-phase and out-of-phase versions of the global clock respectively. Each latch is associated with, and accounts for, a C2 or C1 pulse developed within the local clock driver 1102 of Figure 11.



Observe that a high "scan\_enable" causes both "C1\_and" and "C2\_and" to go high eventually. A high "scan\_enable" gates the local C1 and C2 clocks off so that they do not collide with "A" and "B" clocks during scan mode. In this particular design where the global system clock is left free running, the state of the "scan\_enable" signal defines the mode of operation. The combination of clocks and latches default to scan mode operation when "scan\_enable" is high and to system mode operation when the "scan\_enable" signal is low. Asserting the scan clocks ("A" and "B" clocks) only in conjunction with the "scan\_enable" assures orthogonality is maintained between the system clock (or "C" clock) and scan clocks ("A" & "B" clocks).

Local clock signals, like those in Figures 2B, 3B, 4C, and 4D, are developed within the local clock drivers. It is within them that global "A", "B" and "C" (system) clocks may be modified to suit the needs of the bidirectional data path. For example, clock gating may be used to disable system clocks so they don't reach latches or tristate drivers during scan mode operation. Clock ORing may be used to produce combinations of global clocks such as "C2orB" signals specified in Figures 4B, 4C and 4D. Furthermore in the case of the system clocks, timing adjustments may be made on the local level to enable cycle stealing (used to improve machine cycle time), clock stressing (done to screen out potential short path problems during manufacturing test), and timing relief (used to fix unanticipated short path problems arising from unknown quantities such as clock skew).

Figure 13 is a schematic diagram of the local clock driver for the driving entities. In system mode, the global

system clock propagates through four inverting stages 1301, 1302, 1303, and 1304 to produce a non-inverting pulse on output C1\_lat and likewise, through four inverting stages 1305, 1306, 1307, 1308 to produce a non-inverting pulse on output C2n\_tri. In this particular embodiment, a falling global clock edge denotes the beginning of a new cycle. A low transition on output C1\_lat sets the driving entities' L1 latches into a hold state. A low transition on output C2n\_tri sets the driving entities' L2 tristate driver into a high transparent state. Thus a falling global clock edge triggers the latching of data within the L1 latch and launch of data out of the L2 tristate driver in much the same way as it would in a master-slave (L1/L2 pair) cycle boundary latch. Inverting stages within the clock drivers may be used for three distinct purposes: first for gain, second for clock gating, and third for signal steering/routing (timing adjustments).

In scan mode, clock gating of C1\_lat is accomplished by inverter 1309 combined with NAND 1303. Whenever "C1\_and" is high, the "C1\_lat" output is forced low which disables the system port of the L1 latches. The free running global system clock never penetrates through the local clock driver. On the other hand, the scan port of the L1 latch is still enabled. "A" and "B" clocks can shift data through the scan registers without ever incurring a collision with the global system clock. Data integrity is preserved. The clock orthogonality implicit in this LSSD scheme guarantees robust testing.

Still with reference to Figure 13, signal steering within the local clock driver for the driving entities permits timing adjusts to be made on the local "C1" and "C2" clock edges. Dashed lines 1340 and 1341 trace alternative

paths through the clock driver from input "clk<sub>g</sub>" to output "cl<sub>1</sub>\_lat". Paths only trace the progress of a falling "clk<sub>g</sub>" through the circuit since it governs when the L1 latch of the driving entity captures a datum and when the tristate driver of the driving entity launches that very same datum. Timing mode signal, "clk<sub>modea</sub>", determines which path, either 1340 or 1341, is selected at a given time. Delays of various paths can be arranged to support sundry timing modes like stress, cycle stealing, or relief modes. When "clk<sub>modea</sub>" is set low, the signal initiated by a falling "clk<sub>g</sub>" follows path 1341. A controlling low input into NAND 1311 causes it to drive a non-controlling high input into the "a" input of NAND 1302 making it appear as an inverter to signals traveling along path 1341. Path 1341 traverses fewer logic stages than path 1340, and thus path 1341 has a lower latency than 1340. Under normal operation, it is advisable to minimize the circuit delay along the clock path so that the overall skew of the clock circuit is also minimized. For diagnostic and manufacturing testing modes, margin tests have been developed to ensure adequate timing margins exist for all clock circuits under all operating conditions. Path 1340 is used for the margin tests; it serves to stress the short path timing of the logic and latches feeding the driving entity (See Figure 5, components 570, 571, 573, and 572) by delaying the capture edge of the L1 latch.

Likewise during normal operation, a low "clk<sub>modeb</sub>" minimizes the time it takes to launch datum out through the tri state driver of the driving entity. A falling "clk<sub>g</sub>" event proceeds along path 1343 through inverter 1305, NAND 1306, inverter 1307, and inverter 1308 to output "c2n<sub>tri</sub>". It eventually triggers the tristate driver 101 of Figure 1C

to drive data onto buss wire segment 103. When "clk\_modeb" is high, a falling "clkq" event traverses an alternative route through the clock driver. Path 1342 delays the launch of data onto bus segment 110 to provide timing relief just in case a short path problem crops up in a master-slave capture latch 111. Obviously, clock driver designs can be adapted to handle clock stress modes and short path recovery modes.

Figure 14 is a schematic diagram of the local clock driver for the swappers. During normal, the global clock propagates through three inverting stages 1401, 1402, and 1403, along path 1441, to produce an inverted pulse on output C2\_lat, and likewise, through three inverting stages 1404, 1405, 1406, along path 1443, to produce an inverted pulse on output C1n\_tri. Figure 14 supports all the same timing modes as Figure 13. The difference between the two circuits is that shown in Figure 14 operates on a rising "clkq" edge whereas figure 13 operates on a falling "clkq" edge. Both driving entities and swappers conduct their timing critical operations of capturing data and immediately redriving it onto the buss wire segments. Path 1440 provides a stress test mode. Path 1442 provides timing relief to potential short path problems. One half swapper drives a new datum onto a buss wire segment before the other half swapper, attached to the same nodes but driving a datum in opposite directions, has completed the capture of the datum on that very same buss segment.

A detail of the hardware infrastructure which implements the test scheme depicted in Figures 2A and 2B would comprise the following figures: half swappers of Figure 6 or Figure 8, driving entities of Figure 7, and a local clock driver for driving entities, Figure 13, and a

local clock driver for swappers, Figure 14, both integrated with a synchronizer and timing control element as depicted in Figure 11. Figure 15 shows all clock signals, internal clock interactions, and mode control bits such as

5 "scan\_enable" used for robust timing and testing of the synchronous bidirectional data transfer path. Note the C1\_tristate\_Driver and C2\_tristate\_Driver signals are always complementary regardless of whether the bidirectional data path is in system or scan mode. This prevents tristate  
10 driver contention, that is, one tristate driver forcing the bus wire to VDD while the other drives it to ground.

Those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.